Massachusetts Institute of Technology Instrumentation Laboratory Cambridge, Massachusetts

TO:
FROM: Hugh Blair-Smith
DATE: September 30, 1965, Revised July 1, 1966
SUBJECT: AGC4 MEMO \# 9 - Block II Instructions

## TABLE OF CONTENTS

Introduction ..... 2
Memory ..... 3
Basic Instructions ..... 3
Extracode Instructions ..... 11
Implied-Address Codes ..... 15
Unprogrammed Sequences ..... 21
Address Constant Formats ..... 25
Control Pulse Definitions ..... 27
Condensed List of Programmable Instructions ..... 34
Pulse Sequences ..... 35

## Introduction

This document supercedes all revisions of and appendices to AGC4 Memo \# 8, "Block II Instructions, Revised". The format has been changed to include more information for YUL-language programmers and to include the engineering details formerly relegated to appendices. A new descriptive section on unprogrammed sequences has been added.

Some confusion has arisen about the nature of channel numbers or addresses. Channel addresses should be used just like memory addresses in programming, that is, regarding the channels as a third category of memory, distinct from $E$ and $F$. The fact that the numbers used as channel addresses coincide with some of the numbers used as memory addresses should cause no. confusion, because the addresses in In/Out instructions are always channel addresses; and the addresses in other instructions are always memory addresses. In fact, the coincidence is put to good use: the $L$ register is accessible both at memory address 0001 and at channel address 01.

In YUL language, symbols may be equated to channel addresses as well as memory addresses. The only distinction made by the assembler is that addresses of $\operatorname{In} /$ Out instructions have a theoretical maximum of 777 .

## Memory

Block II differs significantly from Blo layout and in addressing. The LP register it is a lower accurnulator in every sense. longer have addresses in memory, but are addresses by the seven input/output instruc assignments are given in Digital Developme (Sept. 7, 1965). Figures 1 and 2 show the The erasable bankis use local addresses 1400

I in register and memory as been renamed L because We IN and OUT registers no eferenced with 9 -bit channel Hons (code 10). Channel Memo \#254, Revision A rrangement of addresses. -1777. The fixed banks use local addresses 2000-3777. Figure 3 explains the bank-switching and editing registers.

## Basic Instructions

Figure 4 shows the relationships among the operation codes, with alternate spelling in brackets. Subscripts dre running times, in MCT EXTEND time of 1 MCT is not included in extracode times.

Code 00.
$\mathrm{K} \neq 3,4,6$

I: TC K Transfer Cor
Set $c(Q)=T C I+1$;
Take next instruction from K and proceed from there.
Remarks: Alternate spelling is TCR, for Transfer Control setting up Return.

1 MCT

## ARRANGEMENT OF ADDRESSES

OCTAL PSEUDO- REGISTER DDRESS

NAME
REMARKS
TYPE

Flip-flop


Fixed

Fig. 1

Fixed and Erasable Bank-Switching
(Fig. 2)

| Octal Pseudo- <br> Address | Memory Type | Erasable Bank Reg. | Fixed Bank Reg. | Fixed Extension bit (channel 7) | S-Reg. Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000-01377 | (Note 1) | x | x ${ }^{\text {x }}$ | x | 0000-1377 |
| 00000-00377 | (Note 1) | 0 | x ${ }^{\text {x }}$ | x | 1400-1777 |
| 00400-00777 | Unswitched E | 1 | XX | x | 1400-1777 |
| 01000-01377 | Unswitched E | 2 | x x | x | 1400-1777 |
| 01400-01777 | Switched E | 3 | XX | x | 1400-1777 |
| 02000-02377 | Switched E | 4 | XX | x | -1400-1777 |
| 02400-02777 | Switrhed F | 5 | xX | x | 1400-1777 |
| 03000-03377 | Switched E | 6 | xx | x | 1400-1777 |
| 03400-03777 | Switched E | 7 | x $x$ | x | 1400-1777 |
| 04000-07777 | Fixed-fixed | x | x $\times$ | x | 4000-7777 |
| 10000-11777 | Common fixed | x | 00 | x | 2000-377\% |
| 12000-13777 | Common fixed | x | 01 | x | 2000-3777 |
| 04000-05777 | Fixed-fixed | x | 02 | x | 2000-3777 |
| 06000-07777 | Fixed-fixed | x | 03 | x | 2000-3777 |
| 20000-21777 | Common fixed | x | 04 | X | 2000-3777 |
| 22000-23777 | Common fixed | x | 05 | x | 2000-3777 |
| -- and so on through: |  |  |  |  |  |
| 64000-65777 | Common fixed | x | 26 | x | 2000-3777 |
| 66000-67777 | Common fixed | x | 27 | x | 2000-3777. |
| 70000-71777 | Super-bank 0 | x | 30 | 0 | 2000-3777 |
| 72000-73777 | Super-bank 0 | x | 31 | 0 | 2000-3777 |
| -- and so on through: |  |  |  |  |  |
| 106000-107777 | Super-bank 0 | x | 37 | 0 | 2000-3777 |
| 110000-111777 | Super-bank 1 | x | 30 | 1 | 2000-3777 |
| 112000-113777 | Super-bank 1 | x | 31 | 1 | 2000-3777 |
| 114000-115777 | Super-bank 1 | x | 32 | 1 | 2000-3777 |
| 116000-117777 | Super-bank 1 | x | 33 | 1 | 2000-3777 |

(Note 1) Flip-flop central registers, counters, and unswitched erasable. Central and special-purpose registers will be accessed as E-bank 0 only under exceptional circumstances.


A bank number written into EB or FB is automatically available at BB. Information written into BB is automatically available at $E B$ and $F B$.

EDITING REGISTER TRANSFORMATIONS
(bit positions)

0020
0021
0022
0023

CYR
SR
CYL
EDOP

151413121110090807060504030201
011514131211100908070605040302
151514131211100908070605040302
141312111009080706050403020115
-- -- -- -- ---- -- -- 14131211100908

Fig. 3

|  | 01 | 02 |  | \% | ${ }_{0}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{ccs}_{2}$ | $\mathrm{Das}_{3}$ |  | $\mathrm{cs}_{2}$ |  | ND, |  |
|  | ${ }_{\text {TCF }}^{1}$ | $\mathrm{LxCH}_{3}$ |  |  | DxCH5 |  |  |
|  |  | man $^{2}$ |  |  | $\mathrm{Ts}_{2}$ |  |  |
|  |  | $\mathrm{ADS}_{2}$ |  |  | xCH $_{2}$ |  |  |
| $\mathrm{Rean}_{2}$ | $\mathrm{Dv}_{6}$ | $\mathrm{msu}_{2}$ | $\mathrm{oca}_{3}$ | Dcs $_{3}$ | $\underset{\substack{\text { monex } \\ 1 \\ \text { Nox }}}{\substack{\text { N }}}$ | $\mathrm{st}_{2}$ | $\mathrm{mr}_{3}$ |
| - | $\mathrm{BzF}_{1,2}$ | $\mathrm{axCH}_{2}$ |  |  |  | ${ }_{\text {szar }}$ |  |
|  |  | $\mathrm{AUC}_{2}$ |  |  |  |  |  |
|  |  | $\mathrm{Drm}_{2}$ |  |  |  |  |  |

OPERATION CODES (10-17 are extracodes)

Set indicator specified by K;
Take next instruction from $I+1$.
Remarks: TC $3=$ RELINT (allow interrupt),
TC $4=$ INHINT (inhibit interrupt),
TC $6=$ EXTEND (set extracode switch).

The extracode switch causes the next instruction to be an extracode. Any extracode except INDEX resets the switch. Interrupt is inhibited while the switch is on.

Code 01.
QC0
is:
I: CCS K Count, Compare and Skip
2 MCT
Set $c(A)=\operatorname{DABS}[b(K)]$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023.
Take next instruction from $I+1$ if $b(K)>+0$;
from $I+2$ if $b(K)=+0$;
from $I+3$ if $b(K)<-0$;
from $I+4$ if $b(K)=-0$.
Remarks: The Diminished Absolute Value of an integer x

$$
\operatorname{DABS}(x)= \begin{cases}|x|-1 & \text { if }|x|>1 \\ +0 & \text { if }|x| \leq 1\end{cases}
$$

Code 01.
I: TCF K Transfer Control to Fixed 1 MCT
QC1-3
Take next instruction from $K$ and proceed from there.
Remarks: QC n denotes Quarter Code $n$, where $n$ is bits 12 and 11 of the instruction word.

Code 02.
I: DAS $K$ Double Add to Storage 3 MCT QC 0

Set $c(K, K+1)=b(A, L)+b(K, K+1)$, editing if $K$ or $K+1$ is 0020-0023;

If $K \neq 0$, Set $c(L)=+0$ and set $c(A)=$ net overflow;
Take next instruction from $I+1$.
Remarks: If positive (negative) overflow resulted from the double precision addition as a whole, the net overflow is $+1(-1)$, otherwise it is +0 . Notice that DAS A doubles the contents of the double precision accumulator - implied address code DDOUBL assembles as DAS A. Since the
hardware must operate on the low-crder operands first, consider DAS as the operation code 20001, to which the address K is added to form the instruction.

| Code 02. | I : LXCH K Exchange L and K | 2 MCT |
| :---: | :---: | :---: |
| QC1 | Set $c(L)=b^{\prime}(K)$; |  |
|  | Set $c(K)=b(L)$, editing if $K$ is 0020-0023; |  |
|  | Take next instruction from I + 1 . |  |
|  | Remarks: The prime indicates overflow correction. |  |
| Code 02. | $\mathrm{I}: \mathrm{INCR} \mathrm{K}$ Increment | 2 MCT |
| QC2 | Set $c(K)=b(K)+1$, editing if $K$ is 0020-0023; |  |
|  | Take next instruction from $\mathrm{I}+1$. |  |
|  | Remarks: INCR and two other codes, AUG and DIM, |  | are slightly modified counter-increment sequences. Accordingly, if one of this group overflows when addressing a counter for which overflow during involuntary incrementing is supposed to cause an interrupt, the interrupt will happen. This is true also for chain-reaction increments like $T_{2}$, which is incremented after an overflow of $T_{1}$. It should be noted that all these three instructions, unlike the increment sequences, always operate in ones complement, even when addressing CDU counters.

Code 02.
I: ADS K . Add to storage
2 MCT
QC3
Set $c(A), c(K)=b(K)+b(A)$, editing if $K=0020-0023$;
Take next instruction from $I+1$.
Code 03.
I: CA Klear and Add 2 MCT
Set $c(A)=b(K)$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Remarks: Alternate spelling CAF is permitted when referring to fixed memory; alternate spelling CAE is permitted when referring to erasable memory.

Code 04. I: CS K Clear and Subtract $\quad 2$ MCT Set $c(A)=-b(K)$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
Take next instruction from $I+1$.

Code 05.
I: INDEX $K$
Index Next Instruction
2 MCT
QC0
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
K $\neq 0017$
Use $(b)(K)+c(I+1)]$
as the next instruction.
Remarks: The prime indicates overflow correction.
Code 05.
QC0
$K=0017$

INDEX 17.
Code 05.
I: DXCH K
Double Exchange
3 MCT
QC1
Set $c(A, L)=b(K, K+1)$;
Set $c(K, K+1)=b(A, L)$, editing if $K$ or $K+1$ is $0020-0023$;
Take next instruction from $I+1$.
Remarks: The final c(L) will be overflow -corrected. The operation code should be treated as 52001 (see DAS, page 8).

The implied-address codes DTCF (DXCH FB) and DTCB ( DXCH Z ) are recognized. The idea is that a DXCH , by changing both Z and one of the bank registers, can be a "double-precision transfer control" that can jump banks and leave a D. P. return address. in $A$ and $L$.

Code 05. I: TS K Transfer to Storage $\quad 2$ MCT QC2

Set $c(K)=b(A)$, editing if $K$ is 0020-0023;
If $\pm$ overflow in $b(A)$, set $c(A)= \pm 1$ and take next instruction

If no overflow in $b(A)$, take next instruction from $I+1$.
Remarks: TS $A$ guarantees $c(A)=b(A)$ but skips to $I+2$ on overflow. Implied-address code = OVSK.

Code 05. QC3
$\mathrm{I}: \mathrm{XCH} \mathrm{K} \quad$ Exchange A and K
2 MCT
Set $c(A)=b(K)$;
Set $c(K)=b(A)$, editing if $K$ is 0020-0023;
Take next instruction from $I+1$.

I: AD $K \quad A D D$
2 MCT
Set $c(A)=b(A)+b(K)$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Remarks: The OVCTR of Block I has been dropped.

Code 07. I: MASK ! Mask A by K
Set $c(A)=b(A) \therefore c(K)$;
Take next instruction from $I+1$,
Remarks: A denotes Boolean AND position of $b(A)$ and $c(K)$ :

| $A$ | $K$ | $A \wedge K$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

MASK very carefully omits to edit an argument from 0020-0023, in order to aid the interpreter and other software.

Extracode Instructions
Code 10. I: READ KC Read Channel.KC 2 MCT
PC0. Set $c(A)=c(K C)$, where $K C$ is an in/out channel;
Take next instruction from $I+1$.
Remarks: Code 10 is broken down into seven peripheral codes (PC0-PC6). Each uses a 9-bit address to reference an input/output channel KC. The $L$ register is channel 01 , to facilitate fancy logic in an arithmetic register. The $Q$ register is channel 02 , for the same reason.

| Code 10. | I: WRITE $\mathrm{KC} \quad$ Write ChanneI KC |
| :--- | :--- | :--- |
| PC1 | Set $c(\mathrm{KC})=\mathrm{c}(\mathrm{A})$; |
|  | Take next instruction from $\mathrm{I}+1$ |

Code 10. I: RAND KC Read and Mask $\quad 2 \mathrm{MCT}$
PC2 $\quad \operatorname{Set} c(A)=b(A) \wedge c(K C) ;$
Take next instruction from $I+1$.
Remarks: $\wedge$ denotes Boolean AND (see MASK).
Code 10. I: WAND KC Write and Mask 2 MCT
PC3 Set $c(K C), c(A)=b(A) \wedge b(K C)$;
Take next instruction from $I+1$.
Code 10.
PC4
I: ROR KC Read and Superimpose
2 MCT
Set $c(A)=b(A) \vee c(K C)$;

Take next instruction from $I+1$.
Remarks: $\vee$ denotes Boolean Inclusive OR. Truth table for each bit position of $b(A)$ and $c(K C)$ :

| $A$ | $K C$ | $A \vee K C$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Code 10. I: WOR KC Write and Superimpose 2 MCT PC5 . Set $c(K C), c(A)=b(A) \vee b(K C)$;

Take next instruction from $I+1$.
Code 10. I: RXOR KC Read and Invert 2 MCT PC6

Set $c(A)=b(A) \forall c(K C)$;
Take neyt instruction from $I+1$.
Remarks: $\forall$ denotes Boolean Exclusive OR. Truth table for each bit position of $b(A)$ and $c(K C)$ :

| $A$ | $K C$ | $A \nleftarrow K C$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Code 10.
EDRUPT
3 MCT
PC7 (For machine checkout only)

Code 11. | I: DV $\mathrm{K} \quad$ Divide |
| :--- |
| QC0 $c(A)=b(A, L) \div c(K) ;$ |
| Set $c(L)=$ remainder; |
| Take next instruction from $I+1$. |
| Remarks: The signs of the double-length dividend |

in $A$ and L need not agree. The net sign of the dividend is the sign
of $b(A)$ unless $b(A)= \pm 0$, in which case it is the sign of $b(L)$. The
remainder bears the net dividend sign, and the quotient sign is deter-
mined strictly be the divisor and net dividend signs. DV does not
disturb $c(Q)$, and does not edit an argument from $0020-0023$ because
there isn't enough time.

If $C(A)= \pm 0$, take next instruction from $K$ and proceed from there ( 1 MCT );
Otherwise, take next instruction from I + 1 (2 MCT).
Code 12. I: MSU $\mathrm{K}^{-1}$ Nodular Subtract 2 MCT QC0

Set $c(A)=b(A) * b(K)$;
Set $c(K)=b(K)$, editing if $K$ is $0020-0023$;
Take next instruction from $I+1$.
Remarks: - denotes modular subtraction, which forms a signed one's complement difference of two unsigned (modular, or periodic) two's complement inputs. The methodis to form the two's complement difference, to decrement it if it is negative, and to take the overflow-uncorrected sum as the result.

Code 12.
I: QXCH K Exchange $Q$ and $K$
2 MCT
QC1
Set $c(Q)=b(K)$;
Set $c(K)=b(Q)$, editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Code 12.
I: AUG K Augment.
2 MCT
QC2
If $b(K) \geq+0$, set $c(K)=b(K)+1$, editing if $K$ is 0020-0023;
If $b(K) \leq-0$, set $c(K)=b(K)-1$, editing if $K$ is $0020-0023$;
Take next instruction from $I+1$.
Code 12. I: DIM K Diminish 2 MCT
QC3 If $b(K)>+0$, set $c(K)=b(K)-1$, editing if $K$ is 0020-0023;
If $b(K)= \pm 0$, set $c(K)=b(K)$, editing if $K$ is $0020-0023$;
If $b(K)<-0$, set $c(K)=b(K)+1$, editing if $K$ is $0020-0023$;
Take next instruction from $\mathrm{I}+1$.
Remarks: DIM does not generate output pulses as DINC does.
Code 13.
I: DCA K Double Clear and Add
3 MCT
Set $c(A, L)=b(K, K+1)$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
Set $c(K+1)=b(K+1)$, editing if $K+1$ is 0020-0023;
Take next instruction from $I+1$.
Remarks: The final $c(L)$ will be overflow-corrected. The operation code should be treated as 30001 (see DAS, page 8).

I: DCS K Double Clear and Subtract
3 MCT
Set $c(A, L)=-b(K, K+1)$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
Set $c(K-1)-b(K+1)$, editing if $K+1$ is 0020-0023;
Take next instruction from $1+1$.
Renarks: DCS A succeeds in complementing the double precision accumulator - implied-address code: DCOM. The final c(L) will be overflow-corrected. The operation code should be treated as 40001 (see DAS page 8 ).

Code 15. I: INDEX K Index Extracode Instruction $\quad 2 \mathrm{MCT}$
(See INDEX, page 10).
Remarks: This is the only extracode that does not reset the extracode switch. The way to index an extracode (MP, say) is:

## EXTEND

INDEX ADDRWD
MP 0
The extension (extracode switch) will stay in force during any n-level nesting of extracode INDEXes. This INDEX will never act as a RESUME.

Code 16. I: SU K Subtract 2 MCT QC0

Set $c(A)=b(A)-b(K)$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Code 16. I: BZMF K Branch Zero or Minus to Fixed 1 or 2 MCT
QC 1-3 If $c(A) \leq+0$, take next instruction from $K$ and proceed from there ( 1 MCT);
Otherwise, take next instruction from $\mathrm{I}+1$ ( 2 MCT )
Code 17. I: MP K Multiply 3 MCT
Set $c(A, L)=b(A) \times c(K)$;
Take next instruction from $\mathrm{I}+1$.
Remarks: The two words of the product agree in sign. A zero result is positive unless $b(A)= \pm 0$ and $c(K)$ is non-zero with the opposite sign. MP does not edit an argument from 0020-0023 because there isn't enough time.

## Implied-Address Codes

Some operations are defined for only one address value, like RESUME; others have unusual results when addressing central registers. For convenience in using these operation, the YUL System assembler recognizes implied-address codes, written without an address, and fills in the address. These codes are shown in Fig. 5 (alphaberically) and Fig. 6 (by actual code). Brief descriptions follow:

| Code 00. | I: XXALQ |
| :--- | :--- |
| $K=0000$ | Execute Extracode |
|  | Using $A, L$ and $Q$ |

Assume that $b(A)=000006$ and $b(L)$ is an extracode

Execute the EXTEND in $A$, the instruction in $L$, then return to $I+1$; leave $c(Q)=000003$.

Remarks: This is a marginally useful operation because an extracode instruction built up in $L$ could usually be executed better by the sequence:

EXTEND
INDEX L
$0 \quad 0$

Code 00.
I: XLQ Execute using $L$ and $Q$
2 MCT
$\mathrm{K}=0001 \quad$ Assume that $\mathrm{b}(\mathrm{L})$ is a basic instruction.
Execute the instruction in $L$ and, if it is not a successful branch, return to $I+1$;

Leave $c(Q)=000003$.
Remarks: Like XXALQ, this operation is marginal.
The time ( 2 MCT ) for XXALQ and XLQ includes the TC to $A$ or $L$ and the return $T C$ from $Q$, but not the time spent in executing $c(A)$ or $c(L)$.

Code 00.
I: RETURN Return from Subroutine
$K=0002 \quad$ Assume that $b(Q)=T C \quad K^{\prime}$;

Take the next instruction from $\mathrm{K}^{\prime}$ and proceed
from there;

$$
\text { Leave } c(Q)=000003
$$

Code 00. I: RELINT Release (allow) Interrupt 1 MCT
$\mathrm{K}=0003 \quad$ Allow interrupt after this instruction (subject to the restriction that interrupt cannot occur while there is $\pm$ overflow in A);

Take next instruction from $I+1$.

Code 00.
I: INHINT Inhibit Interrupt
1 MCT
$K=0004$
Inhibit interrupt until a subsequent RELINT;
Take next instruction from I +1 .
Remarks: The inhibition set by INHIINT and removed
by RELINT is entirely independent of the one set by interrupt and removed by RESUME.

Code 00. I: EXTEND Extend Next Instruction 1 MCT
$K=0006 \quad$ Take the next instruction from $I+1$ and execute
it as an extracode.
Remarks: If the next instruction is INDEX (full code 15), the following instruction will be executed as an extracode too.

Code 01. I: NOOP No Operation (Fixed) 1 MCT
QC 1-3 Take the next instruction from $\mathrm{I}+1$.
$\mathrm{K}=\mathrm{I}+1 \quad$ Remarks: This is how NOOP is assembled when I is in fixed memory.

Cọde 02. I: DDOUBL Double Precision Double 3 MCT
QC $0 \quad$ Set $c(A, L)=b(A, L)+b(A, L)$;
$K=0000 \quad$ Take next instruction from $I+1$.
Remarks: If $b(A)$ contains $\pm$ overflow, the results
are messy; in particular, $\operatorname{sgn}[c(A)] \neq \operatorname{sgn}[b(A)]$. If $|b(A)| \geq 1 / 2$, overflow will be retained in $c(A)$.

## IMPLYED ADDRESS CODES

| ImpliedAddress Code | Actual Operation Code | Register (If applicable) | Word as assembled | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| COM | CS | A | 40000 |  |
| DCOM | DCS | A | 40001 | X |
| DDOUBL | DAS | A | 20001 |  |
| IJOUBLE | AD | A | 60000 |  |
| DTCB | DXCH | Z | 52006 |  |
| DTCF | DXCH | FB | 52005 |  |
| EXTEND | TC |  | 00006 | S |
| INHINT | TC |  | 00004 | S |
| NOOP | TCF |  | 1 ( $\mathrm{I}+1)$ | F |
| NOOP | CA | A | 30000 | E |
| OVSK | TS | A | 54000 |  |
| RELINT | TC | \% | 00003 | S |
| RESUME | INDEX | BRUPT | 50017 | R |
| RETU RN | TC | Q | 00002 |  |
| SQUARE | M P | A | 70000 | X |
| TCAA | TS | Z | 54005 |  |
| XLQ | TC | L | 00001 |  |
| XXALQ | TC | A | 00000 |  |
| ZL | LXCH | \% | 22007 |  |
| ZQ | QXCH | - | 22007 | X |

## NOTE EXPLANATION:

E Applies when I (location of instruction) is in erasable memory.
F Applies when I is in fixed memory.
R Special RESUME hardware responds to address 0017.
S Special Indicator-setting hardware responds to addresses 0003, 0004, and 0006.

X
Extracode instruction.

## IMPLIED ADDRESS CODES <br> (By Actual Code)

| Actual Operation Code | Register <br> (If applicable) | Word as assembled | Implied- <br> Address Code | NOTE <br> (See <br> Fig, 5) |
| :---: | :---: | :---: | :---: | :---: |
| TC | A | 00000 | XXALQ |  |
| TC | L | 00001 | XLQ |  |
| TC | Q | 00002 | RETURN |  |
| TC |  | 00003 | RELINT | S |
| TC |  | 00004 | INHINT | S |
| TC |  | 00006 | EXTEND | S |
| TCF |  | $1(\mathrm{I}+1)$ | NOOP | F |
| DAS | A | 20001 | DDOUBL |  |
| LXCH |  | 22007 | ZL |  |
| A | A | 30000 | NOOP | E |
| CS | A | 40000 | COM |  |
| INDEX | BRUPT | 50017 | RESUME | R |
| DXCH | FB | 52005 | DTCF |  |
| DXCH | Z | 52006 | DTCB |  |
| TS | A | 54000 | OVSK |  |
| TS | Z | 54005 | TCAA |  |
| AD | A | 60000 | DOUBLE |  |
| QXCH |  | 22007 | ZQ | X |
| DCS | A | 40001 | DCOM | X |
| MP | A | 70000 | SQUARE | X |

Fig. 6
Code 02.
I: ZL
Zero L

QC $1 \quad$ Set $c(L)=+0$;
$K=007 \quad$ Take next instruction from $I+1$.
Remarks: This code and its companion $Z Q$ depend on two properties of address 0007: no storage is associated with it, and references to it (in fact, to any of 0000-0007) are not checked for good parity. Address 0007 is therefore a generally usable source of zeros.

Code 03 I: NOOP No Operation (Erasable) 2 MCT
$K=0000 \quad$ Take next instruction from $I+1$.
Remarks: This is how NOOP is assembled when I is in erasable memory.

Code 04.
$K=0000$

I: COM Complement c(A)
Set $c(A)=-b(A)$;
Take next instruction from $I+1$.
Remarks: All 16 bits are complemented.

Code 05. I: RESUME Resume Interrupted Program 2 MCT
QC 0
Set $c(Z)=c(0015)$;
$K=0017 \quad$ Use $c(0017)$ as the next instruction.

Code 05. I: DTCF Double Transfer Control, 3 MCT

QC 1
$K=0004$
Switching F bank
Set $c(A, L)=b(F B, Z)$;
Set $c(F B, Z)=b(A, L)$;
Take next instruction from $1+1$.
Remarks: A double-precision address constant format, 2 FCADR, is defined for use with DTCF.

Code 05.
I: DTCB Double Transfer Control
3 MCT
QC 1
Switching Both Banks
$K=0005$
Set $c(A, L)=b(Z, B B)$;
Set $c(Z, B B)=b(A, L)$;
Take next instruction from I +1 .
Remarks: A double-precision address constant
format, 2 BCADR, is defined for use with DTCB.

Code 05. I: OVSK Overflow Skip . 2. MCT
QC 2 Do not change $c(A)$;
$K=0000 \quad$ If $\pm$ overflow in $c(A)$, take next instruction from $I+2$;
If no overflow in $c(A)$, take next instruction from $I+1$.

Code 05. I: TCAA Transfer Control to $\quad 2$ MCT

## QC 2

Address in $A$
$K=0005 \quad$ If $\pm$ overflow in $b(A)$, set $c(A)= \pm 1$;
Take next instruction from the location whose address is
in bits 12-1 of $b(A)$.
Remarks: The perils associated with TCAA in Mod $3 C$ and Block I AGC do not exist in Block II AGC.

| Code 06. | I: DOUBLE | Double c(A) | 2 MCT |
| :---: | :---: | :---: | :---: |
| $K=0000$ | Set $c(A)=b(A)+b(A) ;$ |  |  |
|  | Take next instruction from $\mathrm{I}+1$. |  |  |
|  | Remarks: See remarks on overflow under DDOUBL. |  |  |
| Code 12. | I: ZQ | Zero Q | 2 MCT |
| QC 1 | Set $\mathrm{c}(\mathrm{Q})=+0$; |  |  |
| $K=0007$ | Take next in | ion from $\mathrm{I}+1$ |  |
|  | Remarks: S | er ZL. |  |


| Code 14. | I: DCOM | Double Complement | 3 MCT |
| :---: | :---: | :---: | :---: |
| $K=0000$ | Set $c(A, L)=-b(A, L)$; |  |  |
|  | Take next instruction from $1+1$. |  |  |
|  | Remarks: All 32 bits of $A$ and L are complemented. |  |  |
| Code 17. | I: SQUARE | Squarec(A) | 3 MCT |
| $K=0000$ | Set $c(A, L)=b(A) \times b(A)$, |  |  |
|  | Take next instruction from $I+1$. |  |  |
|  | Remarks: Results are messy if $\mathrm{b}(\mathrm{A})$ contains $\pm$ |  |  |

overflow.

## Unprogrammed Sequences

Some of the actions performed by the computer are not programmed but occur in response to external events. The categories of these unprogrammed sequences are shown in Fig. 7. Interrupt is inhibited if an interrupt has occurred after the latest RESUME, or an INHINT has occurred after the latest RELINT, or $c(A)$ contains $\pm$ overflow: Otherwise interrupt may occur before any basic (non-extracode) instruction except RELINT, INHINT, or EXTEND.

Interrupt Program
3 MCT
Set $c(0015)=b(Z)$;
Set $c(0017)=$ the postponed instruction;
Take next instruction from the location whose address is permanently associated with the cause of the interrupt, and proceed from there. Inhibit further interrupt until RESUME.

Remarks: See also remarks under INHINT.

Counter increments and decrements, serial-parallel conversion steps, and GSE interface transactions are lumped together under the name of counter interrupts because they perform limited tasks by snatching one or two memory cycles and then let the computer continue. They can occur before any instruction except RELINT, INHINT or EXTEND.

## UNPROGRAMMED <br> SEQUENCES

Program InterruptCounter Increment/DecrementSerial-Parallel Conversion
(and vice-versa)
Ground Support Interface
Manual OverrideRUPT

RUPT

PINC PCDU
MINC
MCDU
DINCSHINCSHANC
INOTRDINOTLDFETCHSTORE
GOJTCSAJ

Fig. 7

Plus Increment
Set $c(C T R)=b(C T R)+1$;
If +overfiow, set $c(C T R)=+0$ and set up an interrupt if CTR $=T 3, T \nmid$ or $T 5$ or set up a PINC for T2 if $\mathrm{CTR}=\mathrm{T} 1$.

Remarks: This sequence and its priority chain effects are shared by the instruction INCR.

PCDU
Plus Increment (CDC)
1 MCT
Set $c(C D \cup C T R)=b(C D U C T R)+1$ in two's
complement modular notation.
Remarks: Incrementing in two's-complement modular notation transforms 77777 into 00000 and 37777 into 40000 , and is otherwise like one's-complement. INCR never acts like PCDU. . PCDU and MCDU replace PINC and MINC for counters 0032-0036.

MINC
Minus Increment
1 MCT
Set $c(C T R)=b(C T R)-1$;
If - overflow, set $c(C T R)=-0$.

MCDU
Minus Increment(CDU)
1 MCT
Set $c(C D U C T R)=c(C D U C T R)-1$ in twos complement modular notation.

Remarks: Transforms 40000 into 37777 and 00000
into 77777. See remarks under PCDU.

DINC
Diminishing Increment
If $c(C T R)>+0$, set $c(C T R)=b(C T R)-1$ and emit signal POUT (Plus Output);

If $c(C T R)<-0$, set $c(C T R)=b(C T R)+1$ and emit signal MOUT (Minus Output);

If $c(C T R)= \pm 0$, leave $c(C T R)$ unchanged and
emit signal ZOUT (Zero Output \& turn off DINC request).

Remarks: Used to generate output pulse trains and to count down T6. Values to be counted down by DINC might be developed by the instruction. MSU from a desired and an actual CDU angle. This sequence is shared by the instruction DIM, but without POUT, MOUT and ZOUT.

| SHINC | Shift Increment |
| :--- | :--- |
|  | Set $c(C T R)=b(C T R)+b(C T R) ;$ |
|  | If + overflow, set the priority chain station |

for this counter.
Remarks: SHINC and SHANC are used to convert incoming serial bit streams into words for parallel access, and to convert words to outgoing serial bit streams.
SHANC Shift and Add Increment
Set $c(C T R)=b(C T R)+b(C T \dot{R})+1$;
If + overflow, set the priority chain station
for this counter.
Remarks: See under SHINC.

INOTRD
In/Out Read to GSE
Accept a channel address from the Ground Support Equipment and place the contents of the addressed input/ output channel on the GSE data busses.

INOTLD
In/Out Load from GSE
1 MCT
Accept a channel address from the Ground Support Equipment and write the contents of the GSE data busses into the addressed input/output channel.

FETCH
Fetch frorn Memory to GSE
1 MCT

Accept from the Ground Support Equipment a setting for either FB or EB and an address for the corresponding memory, and place the contents of the addresses location on the GSE data busses. Do not edit if the address is 0020-0023. Then restore $b(B B)$,

STORE
Store in Memory from GSE
Accept from the Ground Support Equipment
a setting for $E B$ and an address in erasable memory, and write the contents of the GSE data busses into the addressed location. Then restore $b(B B)$, unless the location stored into is $B B$ itself.

The manual override instructions can occur at any time because they are not obliged to preserve the state of the computer.

GOJ
Go Jam 2 MCT

Set $c(Q)=b(Z)$;
Take next instruction from location 4000 and proceed from there.

Transfer Control to Specified
Address Jam
Take next instruction from the location
whose address is on the Ground Support Equipment data busses, and proceed from there.

## Address Constant Formats

The address constants available for Block II programming are considerably different than for Block I. A summary of them follows. The EBANK= code is also discussed.
ADRES Address

REMADR Remote Address
GENADR General Address

Each of these codes creates a single precision constant word identical to the instruction word that would have resulted if the opcode had been TC. ADRES requires the location and address values to be in the same $F$ - Bank if both are in F - Banks and to be in the same E - Bank if both are in E-Banks. REMADR requires the location and address values to be in different $F$ - Banks if both are in $F$ - Banks and to be in different $E$ - Banks if both are in $E$ - Banks. GENADR doesn't care.

CADR FCADR
(Fixed) Complete Address
These codes are synonymous. The address value must be in an F - Bank. The resulting single precision constant word equals the pseudoaddress value minus octal 10000. Bits 15-11 equal the $N$ - Bank number and bits 10-1 equal the relative location of the address in that bank.

## ECADR

## Erasable Complete Address

The address value must be erasable, 0000-3777, and the resulting single precision word equals the the eleven bit pseudo-address. Bits $15-12=0$.

## EBANK=

 Erasable Bank DeclarationThis code does not generate an AGC word. It informs the assembler of which E-Bank the programmer intends subsequent E-Bank addresses to be in. For basic instructions and interpretive address words, the assembler complains wherever an address is equivalent to a location in a different E-Bank. If the EBANK= code is followed by* a BBCON, 2 BCADR or $2 C A D R$ code, this EBANK = value is good only for that one subsequent code, and then the previous EBANK = setting is restored. This is called a "one-shot EBANK = declaration".

[^0]
## BBCON

Both Bank Constant
This code generates a single precision constont word intended as data to be placed in the BB central register. The dadress value must be a fixed memory location or it must be equivalent to a valid F-Bank number, (range 0-27 now, 0-43 later!. Fits $15-\frac{11}{1}$ of the resulting word equal the address' bank number (fixed - fixed being banks 2 and 3 ). Bits 10-4 are zeros. Bito $5-1$ equal the current EBANK=code. 2CADR 2BCADR

Double Complete Address Including a BBCON

These codes are synonymous. This code is intended to be used as the operand of a DTCB ( $D X C H \quad Z$ ) instruction. Two constant words are generated by this code. The first word is formed under the rules for GENADR. If the address value is in fixed memory, the second word is formed under the rules for BBCON. For an erasable address the second word becomes 0000 x where $\mathrm{x}=$ the address ${ }^{\prime}$ octal code EBANK number in the range $0-7$.

## 2FCADR

Double Complete Address Including an FCADR

This code's address value must be in fixed memory. The code is intended as an operand of a DTCF (DXCH FB) instruction. Two constant words are generated by this code. The first word is formed under the rules for FCADR, and second under the rules for GENADR. Exception: both words are GENADRs if address value is in fixed fixed.

## Control Pulse Definitions

To understand the control pulses and the pulse sequences, it is necessary to know the unaddressable central registers: G

Memory Local Register

Bits 1-16
In an MCT in which erasable memory is cycled, the word from memory appears in $G$ by the 5 th microsecond (time 5 of 12 times) of the MCT. If it is left there through time 12 , it is
restored exactly as it was read out. If a new value is written into $G$ before time 10, that becomes the new value in the memory location. When fixed memory is cycled, the word appears in $G$ by time 7 .

WL . Write Lines or Busses Bits 1-16
These are the normal medium of communication among central registers, although some private lines exist.

B
General Buffer Register
Bits 1-16
The B register always holds the instruction word at the beginning of each instruction.

C
Complement Output of $B$
Bits 1-16
Not a separate storage. Each bit of C is the opposite of the corresponding bit of $B$.

Y
Primary Adder Input
Bits 1-16
Has conventional and doubling inputs.

X
Secondary Adder Input
Bits 1-16
Fed by private line from $A$ and from constant
generators.

U
Adder Output
Bits 1-16
Exists as a function of $c(X)$ and $c(Y)$ - has no
storage of its own.

S
Address Selection Register Bits 1-12
Holds the address of a fixed memory location
from time 8 of the preceding MCT through time 7 of the current MCT, or holds (in bits $1-10$ ) the address of an erasable memory location from time 1 through time 7 of an MCT.

Holds the operation code during execution of each instruction. Bit 15 is the extracode bit. SQ is aided by a three-bit stage counter and two branch flip-flops. A stag counter value of 2 selects the standard fetch-next-instruction subinstruction, regardless of the c(SQ) and the branch bits. Sequence selection by $S Q$ is suppressed during counter interrupts by a signal called INKL.

COPY Al-16 INTO X1-1/ PY PRIVATE LINF.

B15x

CI
CLXC

DVST

EXT

G2L. 5

KRPI
1.16

260

MONEX
MOUT

NEACOF
neacnin
NISO

PIFL
ponex
POLIT
PTWOX

R15

SET RIT 15 UF $\times$ TO 1.
insfrt carry lito ait lof the andfr.
CLFAR $x$ CONDItional an the olitcome of tsgu. $x$ is CLFARET IF BRI $=0$. USFD IN DIVICE.

Calise divide staging ey a simple killf. also pfrmit staging to orclir at time of divide cycles.

SET THF EXTEND FLIP FLOP.
COPY G4-15.16.1 INTO LI-12.16.15.
resft interrlipt priority cell.

SET RIT 10 OF L TO 10
COPY LI-14.16 INTO GP-15.16 -- ALSO MCRO INTO G1.

SET BITS 2-16 OF $x$ TO ONES.
netative ratf olitput pulse.
PERMIT END AROIND CARRY AFTER END OF MP3.
INHIBIT FND AROUND CARRY UNTIL NEACOF. NEXt instruction is to be loaded into So. Also FREES CERTAIN RESTRICTIONS- PERMITS INCRFMENTS AND interrupts.

WHEN LI5 = 1. BLOCK WRITING INTO YI ON A WYD. SET bit 1 inf x to 1.
positive ratf output pulse.
SET BIT ? OF X TO 1.

PLACE OCTAI 000015 ON WL'S.

```
RIC
R6
RA
RAD
RB
RHI
RI3IF
RB2
RBEK
RC
RCH
RG
RL
RL10RB
RQ
RRPA
RSC
RSCT
RSTKT
RSTSTG
RU
PLACE OCTAL 177776 = -1 NN NL'S.
olace octal noo006 UN WRITE LI'vES.
DEAO Al-16 TN WLI-16.
pEAD ADDRESS OF NFXT CYCLE. THIS ADDEARS AT THE END
OF AN INGTHUCTIOM ANO NGRMALLY IS INTERPRETED
AS RG. IF THE .EFXT INSTRUCTION IS TO RE A
PSFUDO CNDF(INHINT,FELINT,EXTENDI. IT IS INSTEAD
INTERPRETED AS N゙Z STZ.
REAI H1-16 In WLI-16.
plACE OCTAL OOONOI ON THE WL'S.
OLACE OCTAL OOOOO1 ON THE WL'S CONDITIONAL ON THE
OUTCOMF AF TSGl. REBIF IF BEI=1.
place OCTAL OOOOO2 UN THE WL'S.
READ THE BH (BCTH RANK) CONFIGURATION ONTO THE WRITE
    LINES, I.E. FB 9-11 TO WL 1-3 AND FB 11-14.16.16 TO
WL 11-14,15.16.
READ THE CONTENT OF B INVERTED: C1-15 TO WLI-1h.
PEAD THE CONTENT OF THE INPUT OR OUTPUT CHANNEL.
SpECIFIED Ry THE CURRENT CONTENT OF 5:
CHANNEL EIIS 1-14 TO WLI-14, AND HIT 16 TO WLI5.16.
CHANNELS 1 AND 2 READ AS RL AND RG.
READ G1-10 TO WL1-1G.
READ LI-14 TO.WL1-14. AND LIA TO NLI5 AND 16.
READ LOW 10 EITS OF B TO WL 1-10.
READ Q1-16 TO WLI-16.
READ THE ADORESS OF THE HIGHEST PRIORITY
INTERRUPT REQUESTED.
READ THE CONTENT OF CENTRAL STORE DEFINED GY
THF ADDRFSS CURRENTLY IN S:
CENTRAL STORE BITS 1-1G ARE COPIED TO WLI-16.
READ THE ADURESS OF HIGHEST PRIORITY COUNTER REQUEST.
PLACE OCTAL 004000 = BLOCK 2 START ADORESS ON WL'S.
RESFT THF.DIVIDE TOZ STAGING CONDITION.
READ Ul-16 in WLI-16.
```

CON

OUS
$5 T 1$
ST2
STAGF

TLIS
TMZ
10V

TP7G
TRSM
tSGin $\int_{\text {TSGU }}^{5 G N 2}$.

U2BBK

WA
WALS

W6
WCH

WG

READ U1-14 TO MLI-14. AND Ul5 TONLI5 AND 16.
READ 21-16 TC: AL-16.

SET STAGFL HID FLOP NFXT T12•
SET STAGFZ FI IP FLOP NFXT Tl?.
EXECUTF RRFY-CCLED STATIE ADVLNCE GOMPUTED EY UVST.

COPY LI5 INTO KKI.
TEST WL1-16 FOR ALL ONFS (-0). SET BR2 IF TRIJE.
TEST FOR + OR - OVERFLOW. SFT ERI. 2 TO OO IF NO OVFKFLOW. $\cap 1 \mathrm{IF}$ - OVERFLOW• 10 IF - OVERFLOW.

TEST CONTENT OF G FOR PLUS ZERO. : IF TRUE SET AR?=1.
TEST FOR RFSIIME ADDRESS ON IMDEX. ST2 IF. (S) $=0017$.
TEST SIGN. COPY WI 16 TO ERI.
PEST SIGN. COPY WLI6 TO BRZ.
TEST SIGN OF SUM (U). COPY (IL6 INTO BRI.

ADNER RITS $1-3$ AND $11-14 \cdot 16$ ARE TRANSFERRED INTO frasable and fixed banks. this pulsf may be INHIBITEN BY CTS SIGNAL MONWEK.

CLFAR AND. WRITE WLI-16 INTO Al-16.
CLEAR ANN WRITE INTO A1-14 FROM WL-3-16. CLEAR AND WRITE INTO L13.14 FROM WL1.2. CLEAR AND WRITE INTO A15.16 FPOM G16 (IF G1=0) OR FROM WLI6 (IF GI=1).

CLEAR AND WKITE WLI-16 INTO R1-16.
CLEAR AND WRITE WL1-14.16.PARITY INTO CHANNEL RITS 1-14.16.DARITY. CHANNEIS 1 AND 2 WRITF. AS WL AND NQ.
the channel to be loaded is specifien by the CURRENT CONTFNT OF 5.

CLFAR AND WRITE WLI-16 INTO G1-16 FXCEPT FOR ADDRFSSES OCTAL 20-23, WHICH CAUSE EDITING.

CLEAR AND WRITE WLI-16 INTO 1.1-16.

TEST FGR OVEDFLUW DURING COUT TER INCDENENTS ANT PROGRAM INITIATED INCREMENTSIIACR ANC AUGI. RURT IF OVFGFLOW OCClIRS IHEN ADDRESSING CERTAIN COINTERS.

CLFAR AN ARTIE WLL-16 INTO G.1-1A.
CLFAR ANO WKITE NLI-12 1NTO al-12.
clfar ann white wll-16 into the central registfr
SPECIFIEN RY THE CIRREMT CONTENT OF S. BITS

CLFAR ANR WRITE WLIO-14.16 1NTO SQ10-14.16. $\triangle N$ COPY THF EXTEND FIIP FLOP INTO SGIS.
(LEAR Y AND $X$. wRITF WLI-16 INTO YI-16.
CLFAR Y $\triangle N D X$ WRITE WLI-12 INTO YI-1?.
CLEAR Y AND $X$. WRITE WLI-14 INTO Y2-15. WRITE WLIG INTO YIG. WRITE WLIG INTO YI EXCFPT: (1) WHFN END-AROUND CARRY IS INHIBITED BY NEACCN.
(2) DURING SHINC SEQUENCE, OR
(3) PIFL IS ACTIVE AND LI5 $=1$.

CLFAR ANO WRITE WLI-16 INTO 21-16.

SET RIT 15 OF 2 TO 1.
SET BIT 16 OF $Z$ TO 1.
ALWAYS IMPIIFS RU, G2LS, AND WALS.
ALWAYS IMPLIFS A2X AND L2GD. ALSO IF L15.2.1 ARE:

| 115 |  | L1 | READ | WRITE | CARRY | REMFMBER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | - | WY | - | - |
| 0 | 0 | 1 | RB | WY | - | - |
| 0 | 1 | 0 | RB | WYD | CI | MCRO |
| 0 | 1 | 1 | RC | WY | CI | MCRO |
| 1 | 0 | 0 | Re | WY | - | - |
| 1 | 0 | 1 | RB | WYD | - |  |
| 1 | 1 | 0 | RC | WY | CI | MCRO |
| 1 | 1 | 1 | - | WY | - | MCRO |

NO RATE OUTPUT. PILSE. RESET OUTBIT REQUESTING DING.

* these pulses dn not appear in the pulse seiouences.


| READ | 1 | 000 | 00 | 0 |
| :--- | :--- | :--- | :--- | :--- |
| WRITF | 1 | 000 | 00 | 1 |
| RAND | 1 | 000 | 01 | 0 |
| WAND | 1 | 000 | 01 | 1 |
| ROR | 1 | 000 | 10 | 0 |
| WOR | 1 | 000 | 10 | 1 |
| RXOR | 1 | 000 | 11 | 0 |
| EDRUPT | 1 | 000 | 11 | 1 |
|  |  |  |  |  |
| DV | 1 | 001 | 00 |  |
| BZF | 1 | 001 | 01 |  |
| BZF | 1 | 001 | 10 |  |
| BZF | 1 | 0011 | 11 |  |
| MSU | 1 | 010 | 00 |  |
| OXCH | 1 | 010 | 01 |  |
| AUG | 1 | 010 | 10 |  |
| DIM | 1 | 010 | 11 |  |
| DCA | 1 | 011 | 1 |  |
| OCS | 1 | 100 |  |  |
| INDEX (NDXI | 1 | 101 |  |  |
| SU | 1 | 110 | 00 |  |
| BZMF | 1 | 110 | 01 |  |
| B2MF | 1 | 110 | 10 |  |
| BZMF | 1 | 110 | 11 |  |
| MP | 1 | 111 |  |  |

## OPERATION

TKAN'SFER COMTROL ABO HSEIDOD-CONES
CUUNT, COMDARE, AND SKID
TKAIGFFF COATRUL TO FIXEN
nUliELF URECISION AOU TO STORAGE
L EXCHANGE WITH NERORY
INCRENENT MENORY
ADO TO STOPAGE
clear and ado
clear and subtract
IINDEX NEXT INSTRUCTION (INDEX 17=RFSUMEI
ROURIE PRECISION EXCHAMGF WITH MFMORY
TRANSFFR TO STORAGE
fxGHANGE WITH MENORY
ADD
MASK ("AND" TO A)

DEAC FROM CHANNEL
WKITF IN CHANNEL
PEAD. "AND" TO A
WRITE, "AND" TO CHANNEI
PEAD. "OR" TO A
WKITE, "OR" TO CHANNFL
READ. EXCLISIVE "OR" TO A
ED SMALLY'S OWN RUPT ORDFR
DIVIDE

MODULAR SURTRACT
O EXChANGE WITH MEMORY
AUGMENT MEMORY
DININISH MEMORY
DOUBLE PRECISION CLEAR AND ADD
DOLIBLE PRECISION CLEAR AND SUBTRACT
INDEX NEXT EXTRACODE INSTRUCYION
SUBTRACT

MULTIPLY

PSFUDO-CODES: RELINT $=$ TC OOO3. INHINT $=$ TC 0004, EXTEND $=$ TC 0006. THF TC OPERATION CODE IS SHARED RY THE NON-PROGRAMMARLE SEQUFNCES GOJI (FOLLOWED BY TCO) AND TCSAJ3 (FOLLOWED BY STD2).

## pulse sfouentes

180
1.
2.
3.
6.
8.

GOJ1
2.
8.

TCSA.J3

| 2. | RSC WG |
| :--- | :--- |
| 8. | $W S W Z S T 2$ |

CCSO

TCFO

| 1. | RR WY12 C! |
| :--- | :--- |
| 2. | RSC WG NISO |
| 6. | RUWZ |
| 8. | RAD WR WS |


| 1. | RI 10BR WS |
| :---: | :---: |
| 2. | RSC WG |
| 5. | RG WB TSGN TMZ TPTG |
| 7. 00 | R2 WY12 |
| 7. 01 | R2. WY12 PONFX |
| 7. 10 | R7 WY12 PTwOX |
| 7. 11 | RZ WY12 PONFX PTWCX |
| 8. | RU WZ WS |
| 9. | RR WG |
| 10. 00 | RR WY MONFX CI ST? |
| 10. $\times 1$ | WY ST2 |
| 10. 10 | RC WY MONFX CI ST? |
| 11. | RI) WA |

RP WYI? CI
RSC NG NISO
RZ WQ
RU W!2
RAD NB WS

RSC wh
RSTRT :S WB

WS WZ ST2

RI $10 B R$ WS
RG WB TSGN TMZ TPTG
RZ WY12
RZ. WYIL PONFX
R7 WY12 PTwRX
RZ WY12 PONFX PTWCX
RU WZ WS
RR WG
RR WY MONFX CI ST?
WY ST2
RC WY MONFX CI ST?
RI) WA

RR WY12 C!
RSC WG NISO
RAD WR WS

```
pulse sfoufnces
```

DASO


DAS!

| 1. | RLI08R WS |
| :---: | :---: |
| 2. | RSC ${ }^{\text {d }}$ |
| 3. | RU WA |
| 5. | RG WY A $2 X$ |
| 6. | RU WG WSC |
| 7. 00 | WA |
| 7. 01 | WA RBI |
| 7. 10 | WA RIC |
| 7. 11 | WA |
| 8. | RZ WS ST2 |
| 9. | RC TMZ |
| 10. $\times 0$ | WL |
| 11. $\times 1$ | RU WA |

LXCHO

10
20
30
50
70
8.
INCRO

RLJOBB WS
RSC WG
RL. WB
RG WL
RR WSC WG
RZ. WS ST2

RLIOBB WS
RSC wG
RG WY TSGN TMZ TPZG
PONEX
RU WSC WG WOUR
R7 WS ST2
pulsf sfouences

ADSO
$\begin{array}{ll}10 & \\ 20 & \\ 50 & \\ 60 & \\ 70 & 00 \\ 70 & 01 \\ 70 & 10 \\ 70 & 11 \\ 80 & \\ 90 & \\ 11 . & \\ C A O\end{array}$
RL $1 O B E$ WS
RSC WG
RG WY A2X
RU WSC WG TOV
WA
WA RHI
WA RIC
WA
RZ WS ST2
RC TMZ
RU WA


```
pulsf sfoufnces
```

NDXO

| 2. | RSC WG |
| :--- | :--- |
| 5. | TRSM |
| 7. | $R G W E$ |
| 8. | $R 2 W S$ |
| 9. | $R B W G$ |
| 10. | $S T 1$ |

NDX1
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.

RSM3
1.
2.
5.

60
8.

DXCHO
1.
2.
3.
5.
7.
8.
10.
${ }^{*} \mathrm{DXCH} 1$

| 1. | RLIOBR WS |
| :--- | :--- |
| 2. | RSC WG |
| 3. | RA WB |
| 5. | RG WA |
| 7. | RR WSC WG |
| 8. | RZ WS ST2 |

RLIOBB WS WYI 2 MONEX CI
RSC wG
RL WB
RG WL
RE WSC WG
RU WS WR
STI
$R 15$ wS.
RSC WG NISO
RG WZ
RR WG
RAD WR WS

。
.
-
-

| TSO |  |  |
| :---: | :---: | :---: |
| $1 \cdot$ |  | RIL IOBR Wis |
| 2. |  | RSC Wh |
| 3. |  | RA W'B TOV |
| 4. | no | RZ KY1? |
| 4. | 01 | RZ WYIL Cl |
| 4. | 10 | RZ WYI? CI |
| 4. | 11 | K7 WYI2 |
| 5. | 0.1 | R21 WA |
| 5. | 10 | RIC WA |
| 6. |  | RU W2 |
| 7. |  | RR WSC WG |
| 8. |  | R7. WS ST2 |

XCHO

| 1. | RLIOBR WS |
| :---: | :---: |
| 2. | REC WG |
| 3. | RA WE |
| 5. | RG WA |
| 7. | RR WSC WG |
| 8. | RZ WS ST2 |
| ADO |  |
| 2 。 | RSC WG |
| 7. | RG WB |
| 8. | R7. WS ST2 |
| 9. | RA WG |
| 10. | RR WY A $2 X$ |
| 11. | R!! WA |
| MSKO |  |
| 2 。 | RSC WG |
| 3. | RA WB |
| 40 | RC WA |
| 7. | RG WB |
| 8. | RZ WS ST2 |
| 9. | RC RA WY |
| 10. | RU WB |
| 11. | RC WA |

## READO

| 1. | RLIOBR WS |
| :--- | :--- |
| 2. | RA WB |
| 3: | WY |
| 4: | RCH WR |
| 5. | RR WA |
| 6: | RA WB |
| A. | RZ WS ST. |

WRITEO

| 1. | $R L 10 B R W S$ |
| :--- | :--- |
| 2. | $R A W B W G$ |
| 3. | WY |
| 4. | $R C H W R$ |
| 5. | $R A W C H$ |
| 6. | $R A W B$ |
| 8. | $R Z W S S T 2$ |

RANDO

| 1. | RL. 10 BB WS |
| :---: | :---: |
| 2. | RA WB |
| 3. | RC WY |
| 4. | RCH WR |
| 5. | RC RU WA |
| 6. | RA WB |
| 7. | RC WA |
| 8. | R2 WS ST2 |


| 1. | RL. $10 B B W S$ |
| :--- | :--- |
| 2. | $R A W B$ |
| 3. | $R C W Y$ |
| 4. | $R C H W R$ |
| 5. | $R C$ RUWA |
| 6. | RA WB |
| 7. | $R C W A W C H$ |
| 8. | $R Z W S$ ST2 |

```
PULSF SFNUFNCES
```

RORO

| 1. | RILOER WS |
| :---: | :---: |
| 2. | RA we |
| 3. | RR ny |
| 4. | $\mathrm{RCH} \mathrm{AR}^{2}$ |
| 5. | RR RU $\because \mathrm{A}$ |
| 6. | RA \%E |
| 8. | R2 HS ST2 |

WORO

| 1. | RLICEF WS |
| :---: | :---: |
| 2. | RA NE |
| 3. | RR LiY |
| 40 | RCH WR |
| 5. | RR RU WA |
| 6. | RA ${ }^{\text {R }}$ E |
| 8. | R2 WS St2 |

RXORO
1.
2.
3.
4.

50
7.
8.
9. 10. 11.

RLICER WS
RA $\alpha$ B
RC PCH WY
RCH wi
RA RC WG
RG WE
R2 W'S ST2
RC WG
RII WB
RC RG WA
RUPTO
1.
2.
9.
10

R15 ws
RSC WG
R2 WG
ST1
RUPTI
1.
2.
3.
8.
9.

R15 RR2 W5
RSC WG
RRPA WZ
RZ WS ST2
RB WG KRPT

DVO

| 1. | RA WE TSGN TMZ |
| :--- | :--- |
| 2. OX | RC WA TMZ DVST |
| 2. IX | OVST |
| 3. | RUI WB STACE |

DV!

| 4. | x0 | RI WH |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 4. | $\times 1$ | El WB | TSGN |  |
| 5. | $0 \times$ | RR W'Y | 815 X |  |
| 5. | 1 x | RC WiY | B15 216 |  |
| 6. |  | RU WL | TOV |  |
| 7. |  | RG RSC | WB TSGN |  |
| 8. | $\times 0$ | RA WY | PONEX |  |
| 8. | ${ }^{1} 1$ | RA WY. |  |  |
| 90 | $0 \times$ | RR WA |  |  |
| 9. | 1 x | RC WA | 215 |  |
| 10. |  | RU WE3 |  |  |
| 11. |  | RL WYD |  |  |
| 42 |  | RU WL |  |  |
| 1. |  | L2GD | PE WYD A 2 X | PIFL |
| 2. | $0 \times$ | RG WL | TSGU DVST | $\mathrm{Cl} \times \mathrm{C}$ |
| 2. | 1 x | RG WL | TSGU DVST | RR1F |
| 3. |  | RU1 WB | Stage |  |

DV3

| 4. |  | L2GD RB WYD A $2 \times$ | PIFL |
| :---: | :---: | :---: | :---: |
| 5. | OX | RG WL TSGU CIXC |  |
| 5. | $1 \times$ | RG WL TSGU REIF |  |
| 6. |  | RU WE |  |
| 7. |  | L2GD RR WYD A 2 X | PiFl. |
| 8. | $0 \times$ | RG WL YSGU CLXC |  |
| 8. | 1 x | RG WL TSGU RBIF |  |
| 9. |  | RU WB |  |
| 10. |  | L2GD RR WYD A2X | PYFL |
| 11. | $0 x$ | RG WL TSGU CLXC |  |
| 11. | $1 \times$ | RG WL TSGU RBIF |  |
| 12. |  | RU WB |  |
| 1. |  | LTGD RA WYD A2X | PIFL |
| 2. | $0 \times$ | RG WL TSGU OVST | CIXC |
| 2. | 1 x | RG WL TSGU DVST | RRIF |
| 3. |  | RU WB STAGE |  |

## DV7


DV. 6

| 4. |  | L2GD RR WYD A2X | PIFL |
| :---: | :---: | :---: | :---: |
| 5. | ox | RG WL TSGU CI.XC |  |
| 5. | 1 x | RG WL TSGl REIF |  |
| 6. |  | RU WB |  |
| 7. |  | LTGD RR WYD A $2 X$ | PIFL |
| 8. | $0 \times$ | RG WL TSGU CLXC |  |
| 8. | $1 \times$ | RG WL TSGU RBIF |  |
| 9. |  | RU WB |  |
| 10. |  | L2GD RE WYD A2X | PIFL |
| 11. | $0 \times$ | RG WL ISGU CLXC |  |
| 11. | 1 x | RG WL TSGU RBIF |  |
| 12. |  | RU WB |  |
| 1. |  | L2GD RE WYD A $2 X$ | P1FL |
| 2. | $0 x$ | RG WL TSGU DVST | CLXC |
| 2. | $1 \times$ | RG WL TSGU DVST | RR1F |
| 3. |  | RU WB STAGE |  |

DV4


| 1. |  | RA WG TSGN TMZ |
| :--- | :--- | :--- |
| 2. |  | TPZG |
| 3. |  | RSC WG |
| 5. | $\times 1$ | RR WY 12 Cl |
| 6. | $\times 1$ | RU WZ |
| 8. | $\times 0$ | RZ WS ST2 |
| B. | $\times 1$ | RAD WB WS NISO |

MSUO
10
20
50
6.
70
80
9.
10.
11.

RLIOBE WS
RSC wG
RG WB
RC WY CI AZX
RUS WA TSGN
R7 WS ST2
RE WG
RA WY MONEX
RUS WA
OXCHO
10
20
30
50
7.
8.
RI. $10 B R$ WS
RSC WG
RO WB
RG WQ
RR WSC WG
RZ WS ST2
AUGO

| 1. | R1 108E WS |
| :---: | :---: |
| 2. | RSC NG |
| 5. | RG WY TSGN TMZ TP7G |
| 6. $0 x$ | PONEX |
| 6. $1 x$ | MONFX |
| 7. | RU WSC WG WOVR |
| 8. | R2. WS ST2 |
| DIMO |  |
| 1. | RLJOBB WS |
| 2. | RSC NG |
| 5. | RG WY TSGN TMZ TPTG |
| 6. .00 | MONEX |
| 6. 10 | PONEX |
| 7. | RU WSC WG WOVR |
| B. | R2. WS ST2 |

```
pulbr afquFives
```


## DCAO

| 1. | RR. WY12 M |
| :---: | :---: |
| 2. | RSC "C |
| 7. | RCT Wh |
| 8. | RU WS |
| 9. | RF WG |
| 10. | RP. WL STI |

DCA1

| 2. | RSC NG |
| :--- | :--- |
| 70 | $R G W H$ |
| 80 | $R Z$ WS ST2 |
| 9. | $R R W G$ |
| 10. | $R R W A$ |

DC50
1.
2.
7.
8.
9.
10.

DCS1
2.
7.
8.
9.
10.

RR WYI2 MONEX CI
RSC WG
RG WE
RII WS
RB WG
RC WL ST!

RSC WG
RG WB
RZ W'S ST2
RR WG
RC WA

PULSE SfgUENCES

NDXXO

| 20 | $R S C W E$ |
| :--- | :--- |
| 70 | $R G W B$ |
| 80 | $R 7 W S$ |
| 90. | $R E W G$ |
| 10. | $S T 1$ |

NDXXI

| 1. | RZ | WYI | 7 Cl |
| :---: | :---: | :---: | :---: |
| 2 。 | RSC | W6 | NISO |
| 3. | KB | WZ |  |
| 4. | RA | WH3 |  |
| 5. | K2 | WA |  |
| 6. | RU1 | WZ |  |
| 7. | RG | WY | A 2 X |
| 8. | RU | WS |  |
| 9. | RP | WA |  |
| 10. | RU | Wh | EXT |

SU0

| 2. | $R S C$ WG |
| :--- | :--- |
| 7. | $R G$ WB |
| 8. | R2 WS ST2 |
| 9. | RR WG |
| 10. | RC WY A $X$ |
| 11. | RU WA |

BZMFO

| 1. |  | RA WG TSGN | TMZ |
| :---: | :---: | :---: | :---: |
| 2. |  | TPLG |  |
| 3. |  | RSC NG |  |
| 5. | 01 | RA WYI2 CI |  |
| 5. | 10 | RE WYI 2 Cl |  |
| 5. | 11 | RR WYI2 CI |  |
| 6. | 01 | RU WZ |  |
| 6. | 10 | RU WZ |  |
| 6. | 11 | RU WZ. |  |
| 8. | 00 | RZ WS ST2 |  |
| 8. | 01 | RAD WF WS | N190 |
| 8. | 10 | RAD W? WS | N150 |
| 8 。 | 11 | RAD W? WS | NISQ |

## PULSE SFDUENCES

```
MPN
```

2. 
3. 
4. $0 x$
5. 1X
6. 
7. 
8. 00
9. 01
10. 10
11. 11
12. 
13. Ox
14. 1X

MP1

| 1. | 210 |  |
| :---: | :---: | :---: |
| 2. | ZAP |  |
| 3. | 210 |  |
| 40 | 2AP |  |
| 5. | 210 |  |
| 6. | ZAP |  |
| 7. | 219 |  |
| 8. | ZAP |  |
| 9. | Z1P |  |
| 10. | 2AP | ST1 ST2 |
| 11. | 2IP |  |

RSC NG
RA WB TSGN
RR WL
RC WL
RG WG TSGN2
RZ WS
RR WY
RR WY CI
RC WY CI
RC WY
wa
WA RUI RIC 116

210
210
$2 A P$
210
ZAP
Z1P
2ap
ZAP ST1 ST2
$21 p$
1.
2.
3.
4.
5.
6.
7. 1X
8.
9.
10.
11. $1 x$

STD2
1.
2.
6.
B.

RU WB TSGN STI NEACON

2AP
ZIPNISO
ZAP
RSC WG
RZ WY12 Cl
RU WZ TLI 15 NFACOF
RA WY AZX
RAD WB WS
RA
RL.
RU WA

47
RZ WYI2 C1
RSC WG NISO
RU WZ
RAD AB WS

```
PULSF SFOUFNCES
```

PINC

10
20
50
6.
70
8.
PCDU
1.
2.
5.
6.
7.
8.

MINC


MCDU
10
20
50
60
7.
8.
DINC

| 10 |  |
| :--- | :--- |
| 2. |  |
| 50 |  |
| 6. | 00 |
| 6. | 10 |
| 6. | $\times 1$ |
| 7. |  |
| 8. |  |

RSCT WS
RSC WG
RG WY TSGN TMZ TPZG MONEX
RU WSC WG WOVR
RP WS

```
RSCT WS
RSC WG
RG WY TSGN TMZ TPTG
POIFX
RII WSC WG WOVR
RB WS
```

RSCT WS
RSC WG
RG WY TSGN TMZ TPTG
CI
RIIS WSC WG WOVR
RR WS
RP WS

RSCT WS
RSC wit
RG WY TSGN TMZ TPTG MONEX CI
RUS WSC WG WOVR RB WS

RSCT WS
RSC WG
RG WY TSGN TMZ TPZG.
MONEX POUT
PONEX MOUT
ZOUT
RU WSC WG WOVR
RR WS

## PULSE SFQUENCES

SHINC

| 1. | RSCT VS |
| :--- | :--- |
| 2. | RSC NG |
| 5. | RG WYO TSGN |
| 7. | RIS WSC WG WOVR |
| 8. | RH WS |

SHANC

1. RSCT WS
2. RSC WG
3. 

RG WYD TSGN CI
RUS WSC WG WOVR
RB WS
INOTRD

| 10 | $V S$ |
| :--- | :--- |
| 20 | $R S C W G$ |
| 50 | $R C H$ |
| 8. | $R R W S$ |

INOTLD

| 10 | WS |
| :--- | :--- |
| 20 | RSC WG |
| 50 | RCH |
| 7. | WCH |
| 8. | RR WS |

PULSE SFOUFNCES

FETCHO
1.

RA W'S
2.
4.
8.

$$
\begin{aligned}
& \text { KSC AG WY STI } \\
& \text { NSC } \\
& \text { WS }
\end{aligned}
$$

FETCHI


STOREI

| 2. | RSC AG |
| :--- | :--- |
| 4. | WSC |
| 7. | RG |
| 8. | RR WS $12 B B K$ |
| 9. | WG |
| 10. | RRGK |

AGC BLOCK II MEMORY ORGANIZATION AND ADDRESSING

"SUPER bank 0
"SUPER BANK 1

- not priffrrid
deroln
** OCTAL WORD COUNT ADdRISSABle without changing any bank bits.
R.I.T. INSTRUPEEATATION LABORATORY


[^0]:    * "followed by" means with no instructions, interpretive opcode words, or address constants intervening.

